

PRODUCT SPECIFICATION **FOR LCD MODULE**

Revision: 1.0

Model No: LS068I01-MP-V1

Module Type: COG+FPC+B/L

APPROVED SIGNATURE

- ☒ Approved Product Specification only
- ☐ Approved Product Specification and Samples

<u>Prepared By</u>	<u>Checked By</u>	<u>Approved By</u>

Contents

目录

1. General Description	3
2. Physical Features	3
3. Mechanical Specification	3
4. Outline Dimension	4
5. Absolute Maximum Ratings	5
6. Electrical Characteristics	5
7. Module Function Description	6
8. Electro-Optical Characteristics	13
9. Inspection Standards	16
10. Records Of Version	22

1. General Description

LS068I01-MP-V1 is a transmissive type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display) module, which is composed of a TFT-LCD panel, a driver circuit and a backlight unit. The panel size is 6.8 inch and the resolution is 480(RGB)*1280, the panel can display up to 16.7 M colors.

2. Physical Features

Display Mode	TFT-LCD Module
	Active matrix TFT, Transmissive type
Display Format	Graphic 480(RGB)×1280 Dot-matrix
Input Data	MIPI input
Viewing Direction (Grayscale Inversion)	Free (IPS)
Drive	FL7707N

3. Mechanical Specification

Item	Specification	Unit
Module size (H×V×D)	66.6 ×180.9 ×4.35	mm
Number of dots	480(RGB) ×1280	pixel
Active area (H×V)	60.22×160.5888	mm

5. Absolute Maximum Ratings


Item	Symbol	Min	Max	Unit	Remark
Supply voltage	VCC	-0.3	6.6	V	Note1 Note2
Supply voltage	IOVCC	-0.3	5.5	V	
Operating temperature	TOPR	-20	70	°C	
Storage temperature	TSTR	-30	80	°C	

6. Electrical Characteristics

Item		Symbol	Rating			Unit	Remark
			Min	Typ	Max		
Supply voltage		VCC	2.5	2.8	3.3	V	Note1
Supply voltage		IOVCC	1.65	1.8	3.3	V	
Input Voltage	L level	VIL	VSS	---	0.3*IOVCC	V	
	H level	VIH	0.7*IOVCC	---	IOVCC	V	

7. Module Function Description

7- 1. Block Diagram Of LCM



7-2. Pin Description

PIN NO.	Symbol	I/O	Description
1	GND	P	ground
2	D0P	I/O	High speed interface data differential signal input/output pins.
3	D0N	I/O	High speed interface data differential signal input/output pins.
4	GND	P	ground
5	D1P	I	High speed interface data differential signal input pins
6	D1N	I	High speed interface data differential signal input pins
7	GND	P	ground
8	CLKP	I	High speed interface clock differential signal input pins.
9	CLKN	I	High speed interface clock differential signal input pins.
10	GND	P	ground
11	D2P	I	High speed interface data differential signal input pins
12	D2N	I	High speed interface data differential signal input pins
13	GND	P	ground
14	D3P	I	High speed interface data differential signal input pins
15	D3N	I	High speed interface data differential signal input pins
16	GND	P	ground
17	GND	P	ground
18	IOVCC	P	Power supply
19	IOVCC	P	Power supply
20	NC		
21	NC		
22	NC		
23	NC		
24	RETB	I	Reset pin
25	NC		
26	NC		
27	GND	P	ground
28	K	P	Power for LED backlight cathode
29	K	P	Power for LED backlight cathode
30	GND	P	ground
31	NC		
32	GND	P	ground
33	GND	P	ground
34	NC		
35	A	P	Power for LED backlight anode
36	A	P	Power for LED backlight anode
37	GND	P	ground
38	VDD	P	Power supply
39	VDD	P	Power supply
40	NC		

7-3 Timing Characteristics

High Speed Mode




Figure 7-4: DSI clock timing Characteristics




Figure 7-5: Rising and falling time on clock and data channel

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, TA = -30 to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Double UI instantaneous	2xUIINST	4LANE: 3.30 3LANE: 2.85 @ VDDD=1.8V	-	25	ns
	UI instantaneous	UIINSTA UIINSTB	4LANE: 1.67 3LANE: 1.43 @ VDDD=1.8V	-	12.5	ns
DP/DN	Data to clock setup time	TDS	0.15xUI	-	-	ps
	Data to clock hold time	TdH	0.15xUI	-	-	ps
DSI_CP/ DSI_CN	Differential rise time for clock	TDRtCLK	150	-	0.3UI	ps
	Differential fall time for clock	TDFtCLK	150	-	0.3UI	ps
DP/DN	Differential rise time for data	TDRtDATA	150	-	0.3UI	ps
	Differential fall time for data	TDFtDATA	150	-	0.3UI	ps

Table 7-3: DSI High Speed Mode Characteristics

Low Power Mode




Figure 7-6: BTA from HOST to Display Module Timing





Figure 7-7: BTA from Display Module Timing to HOST

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, $T_A = -30$ to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11 Host → Display module	T_{LPXM}	50	-	-	ns
	Length of LP-00/LP01/LP10/LP11 Display module → Host	T_{LPXD}	50	-	-	ns
	Time-out before the MPU start driver	$T_{TA-SURE}$	T_{LPXD}	-	$2 \times T_{LPXD}$	ns
	Time to drive LP-00 by display module	T_{TA-GET}	$5 \times T_{LPXD}$	-	-	ns
	Time to drive LP-00 after turnaround request Host	T_{TAGO}	$4 \times T_{LPXD}$	-	-	ns


Table 7-4: DSI Low Power Mode Characteristics

DSI BURSTS




Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11	T _{LPX}	50	-	-	ns
	Time to Driver LP-00 to prepare for HS transmission	T _{HS-PREPARE}	40+4UI	-	85+6UI	ns
	Time to enable data receiver line termination	T _{HS-TERM-EN}	-	-	35+4xUI	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xT _{LPXD}	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TAGO}	4xT _{LPXD}	-	-	ns

Table 7-5: DSI Low Power Mode to High Speed Mode Timing



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Time-Out at Display Module to Ignore Transition Period of EoT	T _{HS-SKIP}	40	-	55+4xUI	ns
	Time to Driver LP-11 after HS Burst	T _{HS-EXIT}	100	-	-	ns

Table 7-6: DSI Low Power Mode to High Speed Mode Timing



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Time that the MCU shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	T _{CLK-POST}	60+52xUI	-	-	ns
	Time to drive HS differential state after last payload clock bit of a HS transmission burst	T _{CLK-TRAIL}	60	-	-	ns
	Time to drive LP-11 after HS burst	T _{HS-EXIT}	100	-	-	ns
	Time to drive LP-00 to prepare for HS transmission	T _{CLK-PREPARE}	38	-	95	ns
	Time-out at Clock Lane Display Module to enable HS Termination	T _{CLK-TERM-EN}	-	-	38	ns
	Minimum lead HS-0 drive period before starting Clock	T _{CLK-PREPARE} + T _{CLK-ZERO}	300	-	-	ns
	Time that the HS clock shall be driven prior to any associated data Lane beginning the transition from LP to HS mode	T _{CLK-PRE}	8xUI			

Table 7-7: Clock Lanes High Speed Mode to/from Low Power Mode Timing

7.3.3 Reset input timing




Figure 7-8: Reset input timing


Symbol	Parameter	Related Pins	Spec.			Note	Unit
			Min.	Typ.	Max.		
tRESW	Reset low pulse width ⁽¹⁾	NRESET	10	-	-	-	µs
tREST	Reset complete time ⁽²⁾	-	15	-	-	When reset applied during SLPIN mode	ms
		-	120	-	-	When reset applied during SLPOUT mode	ms

Table 7-8: Reset Input Timing

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the following table.

NRESET Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which Maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, ID and VCOM value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 15ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown as below:



- (5) It is necessary to wait 15msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.

8. Electro-Optical Characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time	Tr +Tf	$\theta_x = \theta_y = 0$	---	30	35	ms	Note 1
Contrast Ratio	CR		800	900	---	---	Note 2
Transmittance	T%		3.96	4.4	---	%	
Color Chromaticity (CIE1931)	White	W x	$\theta_x = \theta_y = 0$	0.305	---	---	
		W y		0.330	---	---	
Viewing angle	θ_T	CR > 10	---	85	---	Deg.	Note 3
	θ_B		---	85	---		
	θ_L		---	85	---		
	θ_R		---	85	---		

Note(1) Measurement Setup:

The LCD module should be stabilized at given ambient temperature (25°C) for 30 minutes to avoid abrupt temperature changing during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 30 minutes in the windless room.




Figure 1 Optical Characteristic Measurement Equipment and Method

Note(2) Definition of Viewing Angle.




Figure 2 Definition of Viewing Angle

Note(3) Definition of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression:

$$\text{Contrast Ratio (CR)} = \frac{L_{255}}{L_0}$$

L_{255} : Luminance of gray level 255, L_0 : Luminance of gray level 0

Note(4) Definition of Response Time





Figure 3 Definition of Response Time

Note(4) Backlight circuit



9. Inspection Standards

1. AQL(Acceptable Quality Level)

AQL of major and minor defect


According to GB/T 2828-2003 ; , normal inspection, Class II

MAJOR DEFECT	MINOR DEFECT
0.65	1.5

2. Basic conditions for inspection

The LCM face to us, in normal environment, About an angle of incidence 30°, a distance of 30cm with normal eye, with an angle of 45° degree to check the products without uncovering the film!

(As shown below)






3. Inspection item and criteria

3.1 Visual inspection criterion in immobility



3.1.1 Glass defect

No	Defect item	Criteria	Remark
1	Dimension Unconformity (Major defect)	By Engineering Drawing	

No	Defect item	Criteria	Remark
2	Cracks (Major defect)	1.Linear cracks on panel 【Reject】 2. Nonlinear crack contrast by limited sample	
3	Glass extrude the conductive area (minor defect)	a: disregards and no influence assemblage 1) $b \leq 1/3$ Pin width(non bonding area) 【Accept】 2) bonding area $\leq 0.5\text{mm}$ 【Accept】	a:Length, b:Width
4	Pin-side , conductive area damaged (minor defect)	(a c : disregards) $b \leq 1/3$ of effective length for bonding electrode 【Accept】	a:Length, b: Width, c: Thickness  The diagram shows a cross-section of a panel with a pin. A shaded area represents the damaged conductive region. Dimensions are labeled: 'a' for the length of the damaged area along the pin, 'b' for the width of the damaged area, and 'c' for the thickness of the panel. A vertical dimension 'D' is also shown.
5	Pin-side , non-conductive area damaged (minor defect)	1) Damage area don't touch the ITO (Inclueing contraposition mark,except scribing mark) 【Accept】 2) $c < T$ $b \leq BM$ 1/3 of width 【Accept】 3) $c = T$ b not touch the seal glue 【Accept】 4) a disregards	a:Length, b: Width, c: Thickness  The diagram shows a cross-section of a panel with a pin. A shaded area represents the damaged non-conductive region. Dimensions are labeled: 'a' for the length of the damaged area along the pin, 'b' for the width of the damaged area, and 'c' for the thickness of the panel. A vertical dimension 'T' is also shown.

No	Defect item	Criteria	Remark
6	Non-pin-side damage (minor defect)	$c < T$ 1) b exceeds 1/3 BM $c = T$ b not touch the seal glue 【Reject】 【Reject】	c : Thickness b: width of damage 

3.1.2 LCD appearance defect (View area)

No	Defect item	Criteria		Remark
1	Fiber 、 glass cratch 、 polarizer scratch/folded (minor defect)	Specification	Allowable	note1: L : Length , W : Width note2: disregard if out of AA 
		$0.05\text{mm} < W \leq 0.1\text{mm};$ $L \leq 3.0\text{mm}$	1	
		$W > 0.1\text{mm}; L > 3.0\text{mm}$	0	
2	Polarizer bubble 、 concave and convex (minor defect)	$\psi \leq 0.2\text{mm}$	disregard	note 1: $\psi = (L+W)/2$; L : Length , W : Width note2: disregard if out of AA 
		$0.2\text{mm} < \psi \leq 0.3\text{mm}$	2	
		$0.3\text{mm} < \psi \leq 0.5\text{mm}$	1	
		$0.5\text{mm} < \psi$	0	
3	Black dots 、 dirty dots 、 impurities 、 eyewinker (Major defect)	$\psi \leq 0.15\text{mm}$	disregard	note2: disregard if out of AA 
		$0.15\text{mm} < \psi \leq 0.25\text{mm}$	2	
		$0.25\text{mm} < \psi \leq 0.3\text{mm}$	1	
		$0.3\text{mm} < \psi$	0	
4	Polarizer prick (Major defect)	$\psi \leq 0.1\text{mm}$	disregard	note1: $\psi = (L+W)/2$; L= Length , W=Width note2: the distance between two dots > 5mm
		$0.1\text{mm} < \psi \leq 0.25\text{mm}$	3	
		$\psi > 0.25\text{mm}$	0	

3.1.3 .FPC


No	Defect item	Criteria		Remark
1	Copper screen peel (Major defect)	Copper screen peel 【 Reject】		
2	No release tape or peel (Major defect)	No release tape or peel 【 Reject】		
3	Dirty dot and impurity of FPC for customer using side (minor defect)	Specification	Allowable	note1: Cannot have stride ITO impurities
		$\psi \leq 0.25\text{mm}$	2	
		$\psi > 0.25$	0	

3.1.4 Black tape & Mara tape

1	FPC or H/S black tape shift (minor defect)	1.shift spec: 1)glue to the polarize 【 Reject】 2) IC bare 【 Reject】 2. left-and-right spec: 1) exceed of FPC edge or H-S edge 【 Reject】 2)IC bare 【 Reject】	
2	No black tape (Major defect)	No black tape 【 Reject】	
3	Tape position mistake (minor defect)	Not by engineering drawing 【 Reject】	
4	Mara tape defect (minor defect)	Peel before pulling the protecting film. 【 Reject】	



3.1.5 Silicon and Tuffy glue

No	Defect item	Criteria	Remark
1	Quantity of silicon (minor defect)	Uncover the ITO and circuit area. 【 Reject】	note: compared by engineering drawing.

No	Defect item	Criteria	Remark
2	Tuffy glue (minor defect)	1. Uncover the reveal copper area 【 Reject】 2. Cover layer 0.3mm(Min) ~ 3.0mm(Max) 【 accept】	note:if customer has special requirement , refer to the technical document. 
3	Depth of glue covering (minor defect)	Depth of glue covering overtop front Polarizer 【 Reject】	Except of the special requirement °

3.2 Electrical criteria

No	Defect item	Criteria	Remark
1	No display (Major defect)	No display 【 Reject】	
2	Missing line (Major defect)	Missing line 【 Reject】	
3	Seg-com light and dark (Major defect)	Seg-com light and dark 【 Reject】	ND filter 2% test
4	No display in immobility (Major defect)	No display in immobility 【 Reject】	
5	Flicker of Pattern (Major defect)	Flicker of Pattern 【 Reject】	
6	Mura (Major defect)	ND filter 2% test	
7	Over current (Major defect)	Over current 【 Reject】	
8	Voltage out of specification (Major defect)	Voltage out of specification 【 Reject】	
9	Pattern blur ,error code (Major defect)	Pattern blur ,error code 【 Reject】	
10	Dark light, Flicker (Major defect)	Dark light, Flicker 【 Reject】	

No	Defect item	Criteria	Remark	
11	Black/White dots 、 Dirty dots 、 eyewinker (Major defect)	Specification	Allowable	Note1: disregard if out of AA 
		$\psi \leq 0.15\text{mm}$	disregard	
		$0.15\text{mm} < \psi \leq 0.25\text{mm}$	2	
		$0.25\text{mm} < \psi \leq 0.3\text{mm}$	1	
		$0.3\text{mm} < \psi$	0	
12	Fiber 、 glass cratch 、 polarizer scratch/folded (minor defect)	$W \leq 0.03\text{mm}$	disregard	note1: L : Length 、 W : Width note2: disregard if out of AA 
		$0.03\text{mm} < W \leq 0.05\text{mm} ;$ $L \leq 3.0\text{mm}$	2	
		$0.05\text{mm} < W \leq 0.1\text{mm} ;$ $L \leq 3.0\text{mm}$	1	
		$W > 0.1\text{mm} ; L > 3.0\text{mm}$	0	

10.Records Of Version

Version	Revise Date	Page	Content
00	2025-8-5	all	New released