

PRODUCT SPECIFICATION **FOR LCD MODULE**

Revision: 1.0

Model No: LSC101I34-MP-V1

Module Type: COG+FPC+B/L+CTP

APPROVED SIGNATURE

- ☒ Approved Product Specification only
- ☐ Approved Product Specification and Samples

<u>Prepared By</u>	<u>Checked By</u>	<u>Approved By</u>

Contents

目录

1. General Description	3
2. Physical Features	3
3. Mechanical Specification	3
4. Outline Dimension	4
5. Absolute Maximum Ratings	6
6. Electrical Characteristics	6
7. Module Function Description	7
8. Electro-Optical Characteristics	17
9. Records Of Version	21

1. General Description

LSC101I34-MP-V1 is a transmissive type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display) module, which is composed of a TFT-LCD panel, a driver circuit and a backlight unit. The panel size is 10.1 inch and the resolution is 800(RGB)*1280, the panel can display up to 16.7M colors.


2. Physical Features

Display Mode	TFT-LCD Module
	Active matrix TFT, Transmissive type
Display Format	Graphic 800(RGB)×1280 Dot-matrix
Input Data	MIPI
Viewing Direction (Grayscale Inversion)	Free (IPS)
Drive	JD9365DA-H3


3. Mechanical Specification

Item	Specification	Unit
Module size (H×V×D)	159.61 ×240.83 ×4.2	mm
Number of dots	800(RGB) ×1280	pixel
Active area (H×V)	135.36×216.58	mm

4. Outline Dimension LCM



LCM+CTP



5. Absolute Maximum Ratings


Item	Symbol	Min	Max	Unit	Remark
Supply voltage	VCC	-0.3	3.6	V	Note1 Note2
Supply voltage	IOVCC	-0.3	3.6	V	
Operating temperature	TOPR	-20	70	°C	
Storage temperature	TSTR	-30	80	°C	

6. Electrical Characteristics

Item		Symbol	Rating			Unit	Remark
			Min	Typ	Max		
Supply voltage		VCC	2.5	3.3	---	V	Note1
Supply voltage		IOVCC	---	1.8	---	V	
Input Voltage	L level	VIL	0	---	0.3*IOVCC	V	
	H level	VIH	0.7*VCC	---	IOVCC	V	

7. Module Function Description

7-1. Block Diagram Of LCM



7-2. Pin Description

PIN NO.	Symbol	I/O	Description
1	NC		
2	VDD	P	Power supply
3	IOVCC	P	Power supply
4	NC		
5	RESET	I	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied
6	NC		
7	GND	P	ground
8	D0N	I/O	MIPI-DSI Data differential signal input pins. (Data lane 0)
9	D0P	I/O	MIPI-DSI Data differential signal input pins. (Data lane 0)
10	GND	P	ground
11	D1N	I	MIPI-DSI Data differential signal input pins. (Data lane 1)
12	D1P	I	MIPI-DSI Data differential signal input pins. (Data lane 1)
13	GND	P	ground
14	CLKN	I	MIPI-DSI CLOCK differential signal input pins
15	CLKP	I	MIPI-DSI CLOCK differential signal input pins
16	GND	P	ground
17	D2N	I	MIPI-DSI Data differential signal input pins. (Data lane 2)
18	D2P	I	MIPI-DSI Data differential signal input pins. (Data lane 2)
19	GND	P	ground
20	D3N	I	MIPI-DSI Data differential signal input pins. (Data lane 3)
21	D3P	I	MIPI-DSI Data differential signal input pins. (Data lane 3)
22	GND	P	ground
23	NC		
24	NC		
25	GND	P	ground
26	NC		

27	NC		
28	NC		
29	NC		
30	GND	P	ground
31	LED-	P	Power for LED backlight cathode
32	LED-	P	Power for LED backlight cathode
33	NC		
34	NC		
35	NC		
36	NC		
37	NC		
38	NC		
39	LED+	P	Power for LED backlight anode
40	LED+	P	Power for LED backlight anode

7-3 Timing Characteristics

The Description of D-PHY Layer

In general, the DSI - PHY may contain the following electrical functions: Low-Power Receiver (LP-RX), High-Speed Receiver (HS-RX), the Low-Power Contention Detector (LP-CD), and Low Power Transmitter (LP-TX). Figure 13.2 shows the complete set of electronic functions required for a fully featured PHY transceiver.





Figure 11.2: Electronic functions of a D-PHY transceiver

Figure 13.3 shows both the HS and LP signal levels of electronic characteristics, respectively. Where, the HS receiver utilizes low-voltage swing differential signaling. The LP transmitter and LP receiver utilize low-voltage swing single signaling. Because the HS signaling levels are below the LP low-level input threshold, Lane switches between Low-Power and High-Speed mode during normal operation.



The Electronic Characteristics of Low-Power Transmitter (TX)

The Low-Power TX shall be a slew-rate controlled push-pull driver. It is used for driving the Lines in all Low-Power modes. Hence, it is important to keep static power consumption of a LP TX be as low as possible. Under tables list DC and AC characteristic for Low power transmitter.

Parameter	Description	Min.	Typ.	Max.	Unit	Note
V_{OH}	Thevenin output high level	1.1	1.2	1.3	V	-
V_{OL}	Thevenin output low level	-50	-	50	mV	-
Z_{OLP}	Output impedance of LP-TX	110	-	-	Ω	(1)

Note: (1) Though no maximum value for Z_{OLP} is specified, the LP transmitter output impedance shall ensure the t_{RLP}/t_{FLP} specification is met.

Table 11.4: LP-TX DC Specifications

Parameter	Description	Min.	Typ.	Max.	Unit	Note
t_{RLP}/t_{FLP}	15%-85% rise time and fall time	-	-	25	ns	(1)
$T_{LP-PER-TX}$	Period of the LP exclusive-OR clock	90	-	-	ns	-
$\delta V/\delta t_{SR}$	Slew rate @ CLOAD = 0pF	30	-	500	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 5pF	-	-	300	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 20pF	-	-	250	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 70pF	-	-	150	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 0 to 70pF (Rising Edge Only)	30	-	-	mV/ns	(1),(3),(7)
	Slew rate @ CLOAD = 0 to 70pF (Rising Edge Only)	30 - 0.075 * (VO,INST - 700)	-	-	mV/ns	(1),(8),(9)
C_{LOAD}	Slew rate @ CLOAD = 0 to 70pF (Falling Edge Only)	30	-	-	mV/ns	(1),(2),(3)
	Load capacitance	-	-	70	pF	-

Note: (1) CLOAD includes the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be <10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.

- (2) When the output voltage is between 400 mV and 930 mV.
- (3) Measured as average across any 50 mV segment of the output signal transition.
- (4) This parameter value can be lower than TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters.
- (5) This value represents a corner point in a piecewise linear curve.
- (6) When the output voltage is in the range specified by VPIN(absmax).
- (7) When the output voltage is between 400 mV and 700 mV.
- (8) Where VO,INST is the instantaneous output voltage, VDP or VDN, in millivolts.
- (9) When the output voltage is between 700 mV and 930 mV.

Table 11.5: LP-TX AC Specifications

The timing relationship of the DDR Clock differential signal to the Data differential signal is shown in Figure 8.13. Data is launched in a quadrature relationship to the clock such that the Clock signal edge may be used directly by the receiver to sample the received data.

The transmitter shall ensure that a rising edge of the DDR clock is sent during the first payload bit of a transmission burst such that the first payload bit can be sampled by the receiver on the rising clock edge, the second bit can be sampled on the falling edge, and all following bits can be sampled on alternating rising and falling edges.

All timing values are measured with respect to the actual observed crossing of the Clock differential signal. The effects due to variations in this level are included in the clock to data timing budget.

Receiver input offset and threshold effects shall be accounted as part of the receiver setup and hold parameters.




Figure 11.6: Data to Clock Timing Definitions




Figure 11.8: Switching the Clock Lane between Clock Transmission and Low-Power Mode

Parameter	Description	Min	Typ	Max	UNIT
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	$60 + 52 \cdot UI$	-	-	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	$8 \cdot UI$	-	-	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38	-	95	ns
$T_{CLK-PREPARE} + T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300	-	-	ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination.	-	-	38	ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns

Vertical Timings




Figure 11.9: Vertical Timings for DPI I/F

Resolution=800x1280($T_A=25^{\circ}\text{C}$, IOVCC=1.8V, VCIP=2.8V, VCI=2.8V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Vertical low pulse width	VS	-	2	4	200 Note(1)	Line
Vertical front porch	VFP	-	4	20	200	Line
Vertical back porch	VBP	-	2	10	200 Note(1)	Line
Vertical blanking period	VBK	VS+VBP+VFP	8	34	250	Line
Vertical active area	-	VDISP	-	1280	-	Line
Vertical Refresh rate	VRR	-	-	60	-	Hz

Note: (1) The VS and VBP pulse width are related to GIP start pulse and GIP clock pulse timing. The GIP start pulse and GIP clock pulse must be set at corresponding position for LCD normal display.

Horizontal Timings




Figure 11.10: Horizontal Timing for DSI Video mode I/F

Resolution=800x1280 ($T_A=25^{\circ}\text{C}$, $\text{IOVCC}=1.8\text{V}$, $\text{VCIP}=\text{VCI}=\text{VCCH}=2.8\text{V}$)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
HS low pulse width	HS	-	6	18	78	DCK
Horizontal back porch	HBP	-	5	18	78	DCK
Horizontal front porch	HFP	-	5	18	78	DCK
Horizontal blanking period	HBLK	HS+HBP+HFP	16	54 (Note1)	88	DCK
Horizontal active area	HDISP	-	-	800	-	DCK
Pixel Clock	PCLK	-	63.06 (Note2)	67.33 (Note2)	81.51 (Note2)	MHz

Note 1: $\text{HS}+\text{HBP} > 0.5\mu\text{s}$.

Note 2: Pixel Clock = $(\text{HBLK}+\text{HDISP}) * (\text{VBK}+\text{VDISP}) * \text{Frame rate}$, Frame rate=60Hz.

8. Electro-Optical Characteristics

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time		Tr +Tf	$\theta_x = \theta_y = 0$	---	25	35	ms	Note 1
Contrast Ratio		CR		800	1000	---	---	Note 2
Transmittance		T%		4.65	5.41	---	%	
Color Chromaticity (CIE1931)	White	W x	$\theta_x = \theta_y = 0$	---	0.302	---	---	
		W y		---	0.329	---	---	
Viewing angle	θ_T		CR > 10	---	80	---	Deg.	Note 3
	θ_B			---	80	---		
	θ_L			---	80	---		
	θ_R			---	80	---		

*Note(1) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255 : Luminance of gray level 255

L 0: Luminance of gray level 0


CR = CR (5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (5).


*Note (2) Definition of Response Time (T_{on} , T_{off}):



*Note(3) Definition of Viewing Angle



Backlight circuit



简易线路4串8并=32LED

驱动条件: $I_F=160\text{mA}$, $V_f=11.2\sim13.6\text{V}$

9.Records Of Version

Version	Revise Date	Page	Content
00	2025-11-20	ALL	New released