

PRODUCT SPECIFICATION **FOR LCD MODULE**

Revision: 1.0

Model No: LS035I01-R-V1

Module Type: COG+FPC+B/L

APPROVED SIGNATURE

- ☒ Approved Product Specification only
- ☐ Approved Product Specification and Samples

<u>Prepared By</u>	<u>Checked By</u>	<u>Approved By</u>

Contents

目录

1. General Description	3
2. Physical Features	3
3. Mechanical Specification	3
4. Outline Dimension	4
5. Absolute Maximum Ratings	5
6. Electrical Characteristics	5
7. Module Function Description	6
8. Electro-Optical Characteristics	11
9. Records Of Version	13

1. General Description

LS035I01-R-V1 is a transmissive type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display) module, which is composed of a TFT-LCD panel, a driver circuit and a backlight unit. The panel size is 3.5 inch and the resolution is 320(RGB)*480, the panel can display up to 16.7 M colors.


2. Physical Features

Display Mode	TFT-LCD Module
	Active matrix TFT, Transmissive type
Display Format	Graphic 320(RGB)×480 Dot-matrix
Input Data	18 bit RGB
Viewing Direction (Grayscale Inversion)	Free (IPS)
Drive	ILI9488

3. Mechanical Specification

Item	Specification	Unit
Module size (H×V×D)	51.96 ×80.22 ×0.8	mm
Number of dots	320(RGB) ×480	pixel
Active area (H×V)	48.96×73.44	mm

4. Outline Dimension



5. Absolute Maximum Ratings


Item	Symbol	Min	Max	Unit	Remark
Supply voltage	VCC	-0.3	3.3	V	Note1 Note2
Supply voltage	IOVCC	-0.3	3.3	V	
Operating temperature	TOPR	-10	60	°C	
Storage temperature	TSTR	-20	70	°C	

6. Electrical Characteristics

Item		Symbol	Rating			Unit	Remark
			Min	Typ	Max		
Supply voltage		VCC	2.5	2.8	3.3	V	Note1
Supply voltage		IOVCC	1.65	1.8	3.3	V	
Input Voltage	L level	VIL	-0.3	---	0.3*IOVCC	V	
	H level	VIH	0.7*IOVCC	---	IOVCC	V	

7. Module Function Description

7- 1. Block Diagram Of LCM



7-2. Pin Description

PIN NO.	Symbol	I/O	Description
1	LEDK	P	Power for LED backlight cathode
2	LEDA	P	Power for LED backlight anode
3	GND	P	Power ground
4	VCC	P	Power voltage
5-6	NC		
7-12	R2-R7	I	Red data
13-14	NC		
15-20	G2-G7	I	Green data
21-22	NC		
23-28	B2-B7	I	Blue data
29	GND	P	Power ground
30	PCLK	I	Pixel clock
31	NC		
32	HSYNC	I	Horizontal sync signal
33	VSNC	I	Vertical sync signal
34	DEN	I	Data enable
35	NC		
36	GND	P	Power ground
37	RESET	I	Reset signal pin
38	CS	I	chip select signa
39	SCK	I	Serial clock input
40	SDI	I/O	Serial data input

7-3 Timing Characteristics

7.3.1 RGB Interface Characteristics




Figure 5 4-line serial Interface Timing Characteristics

$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=25^{\circ}C$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	TBD	-	ns	
	T_{CSH}	Chip select hold time (write)	TBD	-	ns	
	T_{CSS}	Chip select setup time (read)	TBD	-	ns	
	T_{SCC}	Chip select hold time (read)	TBD	-	ns	
	T_{CHW}	Chip select "H" pulse width	TBD	-	ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	TBD	-	ns	-write command & data ram
	T_{SHW}	SCL "H" pulse width (Write)	TBD	-	ns	
	T_{SLW}	SCL "L" pulse width (Write)	TBD	-	ns	
	T_{SCYCR}	Serial clock cycle (Read)	TBD	-	ns	-read command & data ram
	T_{SHR}	SCL "H" pulse width (Read)	TBD	-	ns	
	T_{SLR}	SCL "L" pulse width (Read)	TBD	-	ns	
D/CX	T_{DCS}	D/CX setup time	TBD	-	ns	
	T_{DCH}	D/CX hold time	TBD	-	ns	
SDA (DIN)	T_{SDS}	Data setup time	TBD	-	ns	
	T_{SDH}	Data hold time	TBD	-	ns	
DOUT	T_{ACC}	Access time	TBD	TBD	ns	For maximum $CL=30pF$
	T_{OH}	Output disable time	TBD	TBD	ns	For minimum $CL=8pF$

7.3.2 RGB Interface Timing

The timing chart of 16-/18-/24-bit DPI interface mode is illustrated in Figure 19.





Figure 19: DPI Interface Timing Diagram

Note: VSPL = 0, HSPL = 0, DPL = 0 and EPL = 0 of Interface Mode Control B0h command.

7.3.3 SPI Interface Timing

The host drives the CSX pin to low and sets the D/CX bit on the SDA pin. The bit is read by the ILI9488 on the first rising edge of the SCL signal. On the next falling edge of the SCL, the MSB data bit (D7) is set on the SDA pin by the host. On the next falling edge of the SCL, the next bit (D6) is set on the SDA pin. If the optional D/CX signal is used, a byte is eight read cycles long. The 3-/4-line serial interface writing sequences are described in Figure 7 and Figure 8 below.

3-line Serial Interface Protocol




8. Electro-Optical Characteristics


Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time		Tr +Tf	$\theta_x = \theta_y = 0$	---	25	35	ms	Note 1
Contrast Ratio		CR		---	1000	---	---	Note 2
Transmittance		T%		3.45	4.05	---	%	
Color Chromaticity (CIE1931)	White	W x	$\theta_x = \theta_y = 0$	---	0.304	---	---	
		W y		---	0.332	---	---	
Viewing angle	θ_T		CR > 10	---	85	---	Deg.	Note 3
	θ_B			---	85	---		
	θ_L			---	85	---		
	θ_R			---	85	---		
Luminance ($I_F = 120mA$)		L			TBD	---	cd/m2	Note4

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

Note (3) Definition of Viewing Angle:



Note(4) Backlight circuit



驱动条件: $I_F=120\text{mA}$, $V_f=2.8\sim 3.2\text{V (TYP)}$

9.Records Of Version

Version	Revise Date	Page	Content
00	2024-2-2	ALL	New released