

PRODUCT SPECIFICATION **FOR LCD MODULE**

Revision: 1.0

Model No: LS028I37-M-V1

Module Type: COG+FPC+B/L

APPROVED SIGNATURE

- Approved Product Specification only
- Approved Product Specification and Samples

<u>Prepared By</u>	<u>Checked By</u>	<u>Approved By</u>

Customer approval:

<u>Confirmer</u>	<u>Checked By</u>	<u>Approved By</u>

Contents

目录

1. General Description	3
2. Physical Features	3
3. Mechanical Specification	3
4. Outline Dimension	4
5. Absolute Maximum Ratings	5
6. Electrical Characteristics	5
7. Module Function Description	6
8. Electro-Optical Characteristics	13
9. Records Of Version	15

1. General Description

LS028I37-M-V1 is a transmissive type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display) module, which is composed of a TFT-LCD panel, a driver circuit and a backlight unit. The panel size is 2.8 inch and the resolution is 240(RGB)*320, the panel can display up to 262k colors.


2. Physical Features

Display Mode	TFT-LCD Module
	Active matrix TFT, Transmissive type
Display Format	Graphic 240(RGB)×320 Dot-matrix
Input Data	8bit 8080
Viewing Direction (Grayscale Inversion)	Free (IPS)
Drive	ST7789P3

3. Mechanical Specification

Item	Specification	Unit
Module size (H×V×D)	50.0 ×69.1 ×2.3	mm
Number of dots	240(RGB) ×320	pixel
Active area (H×V)	43.2×57.6	mm

4. Outline Dimension



5. Absolute Maximum Ratings


Item	Symbol	Min	Max	Unit	Remark
Supply voltage	VCC	-0.3	4.6	V	Note1 Note2
Supply voltage	IOVCC	-0.3	4.0	V	
Operating temperature	TOPR	-20	70	°C	
Storage temperature	TSTR	-30	80	°C	

6. Electrical Characteristics

Item		Symbol	Rating			Unit	Remark
			Min	Typ	Max		
Supply voltage		VCC	2.4	2.8	3.3	V	Note1
Supply voltage		IOVCC	1.65	1.8	3.3	V	
Input Voltage	L level	VIL	0	---	0.3*IOVCC	V	
	H level	VIH	0.7*IOVCC	---	IOVCC	V	

7. Module Function Description

7-1. Block Diagram Of LCM



7-2. Pin Description

PIN NO.	Symbol	I/O	Description																				
1	GND	P	Ground																				
2	LEDK	P	Power for LED backlight cathode																				
3	LEDA	P	Power for LED backlight anode																				
4	GND	P	Ground																				
5	VDD2.8V	P	Power Supply																				
6	WR	I	Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface If not used, please fix this pin at DGND level																				
7	RD	I	Read enable in 8080 MCU parallel interface. f not used, please fix this pin at VDDI or DGND																				
8	CS	I	Chip selection pin Low enable. High disable.																				
9	RS	I	Display data/command selection pin in parallel interface. -This pin is used to be serial interface clock.(SCL) DCX='1': display data or parameter. DCX='0': command data. If not used, please fix this pin at DGND level																				
10	SDA	I/O	SPI interface input/output pin.																				
11	D0	I	interface data bus. If not used, please fix this pin at DGND level																				
12	D1	I	interface data bus. If not used, please fix this pin at DGND level																				
13	D2	I	interface data bus. If not used, please fix this pin at DGND level																				
14	D3	I	interface data bus. If not used, please fix this pin at DGND level																				
15	D4	I	interface data bus. If not used, please fix this pin at DGND level																				
16	D5	I	interface data bus. If not used, please fix this pin at DGND level																				
17	D6	I	interface data bus. If not used, please fix this pin at DGND level																				
18	D7	I	interface data bus. If not used, please fix this pin at DGND level																				
19	RESET	I	This signal will reset the device and it must be applied to properly initialize the chip.																				
20	VDD2.8V	P	Power Supply																				
21	IM0	I	<table><tr><th>IM2</th><th>IM1</th><th>IM0</th><th>MCU Interface Mode</th><th>Data pin</th></tr><tr><td>0</td><td>0</td><td>0</td><td>80-8bit parallel I/F</td><td>DB[7:0]</td></tr><tr><td>1</td><td>0</td><td>1</td><td>3-line 9bit serial I/F 2 data lane serial I/F</td><td>SDA:in/out SDA:in/out WRX:in</td></tr><tr><td>1</td><td>1</td><td>0</td><td>4-line 8bit serial I/F</td><td>SDA:in/out</td></tr></table>	IM2	IM1	IM0	MCU Interface Mode	Data pin	0	0	0	80-8bit parallel I/F	DB[7:0]	1	0	1	3-line 9bit serial I/F 2 data lane serial I/F	SDA:in/out SDA:in/out WRX:in	1	1	0	4-line 8bit serial I/F	SDA:in/out
IM2	IM1	IM0		MCU Interface Mode	Data pin																		
0	0	0		80-8bit parallel I/F	DB[7:0]																		
1	0	1		3-line 9bit serial I/F 2 data lane serial I/F	SDA:in/out SDA:in/out WRX:in																		
1	1	0	4-line 8bit serial I/F	SDA:in/out																			
22	IM1	I																					
23	IM2	I																					
24	GND	P	Ground																				

The diagram illustrates the timing relationships for several signals: CSX, D/CX, WRX, D[8:0] write, RDX, and D[8:0] read. Key timing parameters shown include:

- T_{CHW} and T_{CHV} : CSX setup and hold times relative to D/CX.
- T_{CS} , T_{CSH} , and T_{CSF} : CSX setup, hold, and pulse width times relative to D/CX.
- T_{AST} : Address setup time relative to D/CX.
- T_{WC} , T_{WRH} , and T_{DST} : WRX setup, hold, and data setup times relative to D/CX.
- T_{DHT} : Data hold time relative to D/CX.
- T_{RCS}/T_{RCSFM} and T_{AHT} : D[8:0] write setup and hold times relative to D/CX.
- T_{AST} : Address setup time relative to D/CX.
- T_{RC}/T_{RCFM} , T_{RDH}/T_{RDHF} , and T_{RDH}/T_{RDHF} : RDX setup, hold, and data hold times relative to D/CX.
- T_{RDL}/T_{RDLFM} : RDX data setup time relative to D/CX.
- T_{ODH} : D[8:0] read data hold time relative to D/CX.
- T_{RAT}/T_{RATFM} : D[8:0] read address setup time relative to D/CX.

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25°C

8

	T_{DHT}	Data hold time	TBD	-	ns
	T_{RAT}	Read access time (ID)	-	TB-D	ns
	T_{RATFM}	Read access time (FM)	-	TBD	ns
	T_{ODH}	Output disable time	TBD	TBD	ns

Table 4 8080 Parallel Interface Characteristics



Figure 2 Rising and Falling Timing for I/O Signal




Figure 3 Write-to-Read and Read-to-Write Timing

Note: The rising time and falling time (T_R , T_F) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

7.4.2 Serial Interface Characteristics (3-line serial):




Figure 4 3-line serial Interface Timing Characteristics

$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=25^{\circ}C$

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	TBD	-	ns	
	T_{CSH}	Chip select hold time (write)	TBD	-	ns	
	T_{CSS}	Chip select setup time (read)	TBD	-	ns	
	T_{SCC}	Chip select hold time (read)	TBD	-	ns	
	T_{CHW}	Chip select "H" pulse width	TBD	-	ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	TBD	-	ns	
	T_{SHW}	SCL "H" pulse width (Write)	TBD	-	ns	
	T_{SLW}	SCL "L" pulse width (Write)	TBD	-	ns	
	T_{SCYCR}	Serial clock cycle (Read)	TBD	-	ns	
	T_{SHR}	SCL "H" pulse width (Read)	TBD	-	ns	
	T_{SLR}	SCL "L" pulse width (Read)	TBD	-	ns	
SDA (DIN)	T_{SDS}	Data setup time	TBD	-	ns	
	T_{SDH}	Data hold time	TBD	-	ns	
DOUT	T_{ACC}	Access time	TBD	TBD	ns	For maximum CL=30pF
	T_{OH}	Output disable time	TBD	TBD	ns	For minimum CL=8pF

Table 5 3-line serial Interface Characteristics

Note1 : The rising time and falling time (T_r , T_f) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

Note2 : In the read sequence of Serial interface, the 500nsec delay time is needed between read command and first read clock.

7.4.3 Serial Interface Characteristics (4-line serial):




Figure 5 4-line serial Interface Timing Characteristics

$V_{DDI}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=25^{\circ}C$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	TBD	-	ns	
	T_{CSH}	Chip select hold time (write)	TBD	-	ns	
	T_{CSS}	Chip select setup time (read)	TBD	-	ns	
	T_{SCC}	Chip select hold time (read)	TBD	-	ns	
	T_{CHW}	Chip select "H" pulse width	TBD	-	ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	TBD	-	ns	-write command & data ram
	T_{SHW}	SCL "H" pulse width (Write)	TBD	-	ns	
	T_{SLW}	SCL "L" pulse width (Write)	TBD	-	ns	
	T_{SCYCR}	Serial clock cycle (Read)	TBD	-	ns	-read command & data ram
	T_{SHR}	SCL "H" pulse width (Read)	TBD	-	ns	
	T_{SLR}	SCL "L" pulse width (Read)	TBD	-	ns	
D/CX	T_{DCS}	D/CX setup time	TBD	-	ns	
	T_{DCH}	D/CX hold time	TBD	-	ns	
SDA (DIN)	T_{SDS}	Data setup time	TBD	-	ns	
	T_{SDH}	Data hold time	TBD	-	ns	
DOUT	T_{ACC}	Access time	TBD	TBD	ns	For maximum $CL=30pF$
	T_{OH}	Output disable time	TBD	TBD	ns	For minimum $CL=8pF$

Table 6 4-line serial Interface Characteristics

Note 1 : The rising time and falling time (T_r , T_f) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

7.4.5 Reset Timing:




Figure 7 Reset Timing

$VDDI=1.65$ to $3.3V$, $VDD=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=25^{\circ}C$

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	TBD	-	us
	TRT	Reset cancel	-	TBD (Note 1, 5)	ms
			-	TBD (Note 1, 6, 7)	ms

Table 8 Reset Timing

Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (t_{RT}) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out-mode. The display remains the blank state in Sleep In-mode.) and then return to Default condition for Hardware Reset.


4. Spike Rejection also applies during a valid reset pulse as shown below:

8. Electro-Optical Characteristics

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time		Tr +Tf	$\theta_x = \theta_y = 0$	---	---	35	ms	Note 1
Contrast Ratio		CR		1000	1500	---	---	Note 2
Transmittance		T%		4.5	4.8	---	%	
Color Chromaticity (CIE1931)	White	W x	$\theta_x = \theta_y = 0$	---	0.301	---	---	
		W y		---	0.320	---	---	
Viewing angle	θ_T		CR > 10	---	85	---	Deg.	Note 3
	θ_B			---	85	---		
	θ_L			---	85	---		
	θ_R			---	85	---		


Note 3: Definition of response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (Tr) is the time between photo detector output intensity changed from 10% to 90%. And fall time (Tf) is the time between photo detector out intensity changed from 90% to 10%.




: Definition of viewing angle range and measurement system:

Viewing angle is measured at the center point of the LCD (With Normal Polarizer) by BM-5A.



Note(4) Backlight circuit



9.Records Of Version

Version	Revise Date	Page	Content
00	2026-4-25	ALL	New released